



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
-----------------	-------------	----------------------	---------------------	------------------

10/646,099

08/22/2003

Andrew H. Barr

200206975-1

8401

22879

7590

02/16/2006

HEWLETT PACKARD COMPANY  
P O BOX 272400, 3404 E. HARMONY ROAD  
INTELLECTUAL PROPERTY ADMINISTRATION  
FORT COLLINS, CO 80527-2400

EXAMINER

PATEL, NITIN C

ART UNIT

PAPER NUMBER

2116

DATE MAILED: 02/16/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

**Office Action Summary**

Application No.

10/646,099

Applicant(s)

BARR ET AL.

Examiner

Nitin C. Patel

Art Unit

2116

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☐ Responsive to communication(s) filed on \_\_\_\_.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 1-31 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-4, 6-19 and 21-31 is/are rejected.
- 7) ☒ Claim(s) 5 and 20 is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some \* c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
  2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_.
  3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- \* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☒ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)  
Paper No(s)/Mail Date 12/29/04.
- 4) ☐ Interview Summary (PTO-413)  
Paper No(s)/Mail Date. \_\_\_\_.
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other: \_\_\_\_.

### **DETAILED ACTION**

1. Claims 1 – 31 are presented for the examination.

#### ***Information Disclosure Statement***

2. The information disclosure statement (IDS) submitted on 29 December 2004 was filed before the mailing date of the first office action. The submission is in compliance with the provisions of 37 CFR 1.97. Accordingly, the information disclosure statement is being considered by the examiner.

#### ***Claim Objections***

3. Claims 11, and 27 are objected to because of the following informalities:
  4. Claims 11, and 27, recites the limitation "DIP switch" on line 1, of pages 20 and 22. The abbreviation of term "DIP switch" is required or defined at least once in claim.
- Appropriate correction is required.

#### ***Claim Rejections - 35 USC § 101***

35 U.S.C. 101 reads as follows:

Whoever invents or discovers any new and useful process, machine, manufacture, or composition of matter, or any new and useful improvement thereof, may obtain a patent therefor, subject to the conditions and requirements of this title.

5. Claims 1 – 17 are rejected under 35 U.S.C. 101 because the language of the claims 1, and 17 "automatically selecting a first clock frequency for the first electronic device and a second clock frequency for the second electronic device, based at least on information about the first and second electronic devices and the zero or more other electronic devices installed in the system" raises a question as to whether the claim is directed merely to an abstract idea that is not tied to a technological art, environment or

Art Unit: 2116

machine which would result in a practical application producing a concrete, useful, and tangible results to form the basis of statutory subject matter under 35 U.S.C. 101.

### ***Double Patenting***

The nonstatutory double patenting rejection is based on a judicially created doctrine grounded in public policy (a policy reflected in the statute) so as to prevent the unjustified or improper timewise extension of the "right to exclude" granted by a patent and to prevent possible harassment by multiple assignees. A nonstatutory obviousness-type double patenting rejection is appropriate where the conflicting claims are not identical, but at least one examined application claim is not patentably distinct from the reference claim(s) because the examined application claim is either anticipated by, or would have been obvious over, the reference claim(s). See, e.g., *In re Berg*, 140 F.3d 1428, 46 USPQ2d 1226 (Fed. Cir. 1998); *In re Goodman*, 11 F.3d 1046, 29 USPQ2d 2010 (Fed. Cir. 1993); *In re Longi*, 759 F.2d 887, 225 USPQ 645 (Fed. Cir. 1985); *In re Van Ornum*, 686 F.2d 937, 214 USPQ 761 (CCPA 1982); *In re Vogel*, 422 F.2d 438, 164 USPQ 619 (CCPA 1970); and *In re Thorington*, 418 F.2d 528, 163 USPQ 644 (CCPA 1969).

A timely filed terminal disclaimer in compliance with 37 CFR 1.321(c) or 1.321(d) may be used to overcome an actual or provisional rejection based on a nonstatutory double patenting ground provided the conflicting application or patent either is shown to be commonly owned with this application, or claims an invention made as a result of activities undertaken within the scope of a joint research agreement.

Effective January 1, 1994, a registered attorney or agent of record may sign a terminal disclaimer. A terminal disclaimer signed by the assignee must fully comply with 37 CFR 3.73(b).

6. Claims 1 – 31 are provisionally rejected on the ground of nonstatutory obviousness-type double patenting as being unpatentable over claims 1 - 40 of copending Application No. 10/646078, and claims 1 – 54 of copending Application No. 10/646079. Although the conflicting claims are not identical, they are not patentably distinct from each other because:

7. The independent claim 1 of current application, for method of determining a clock frequency for first and second electronic device including automatically selecting a first and second clock frequency based at least on devices installed information for first and

second device and supplying to first and second device respectively is almost identical to claim 1 of pending application 10/646078 and claims 1, and 28 of pending application 10/646079.

8. The independent claim 17 of current application, an article of manufacturer including a computer –readable medium for storing instructions capable of determining a clock frequency for first and second electronic device including automatically selecting a first and second clock frequency for first and second device based at least on devices installed information and supplying to first and second device respectively is almost identical to claim 22 of pending application 10/646078 and claims 15, and 42 of pending application 10/646079.

9. The independent claim 18 of current application, a frequency manager for determining a clock frequency for first and second electronic device including frequency calculator automatically selecting a first and second clock frequency for first and second device based at least on devices installed information and supplying to first and second device respectively is almost identical to claim 23 of pending application 10/646078 and claims 16, and 43 of pending application 10/646079.

10. The dependent claims 2 – 16, and 19 - 31 of the current application are almost similar to the claims 2 – 21, and 24 – 40 of pending application 10/646078 and 17 – 27, 29 – 41, and 44 – 54, of pending application 10646079.

This is a provisional obviousness-type double patenting rejection because the conflicting claims have not in fact been patented.

***Claim Rejections - 35 USC § 102***

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in a patent granted on an application for patent by another filed in the United States before the invention thereof by the applicant for patent, or on an international application by another who has fulfilled the requirements of paragraphs (1), (2), and (4) of section 371(c) of this title before the invention thereof by the applicant for patent.

The changes made to 35 U.S.C. 102(e) by the American Inventors Protection Act of 1999 (AIPA) and the Intellectual Property and High Technology Technical Amendments Act of 2002 do not apply when the reference is a U.S. patent resulting directly or indirectly from an international application filed before November 29, 2000. Therefore, the prior art date of the reference is determined under 35 U.S.C. 102(e) prior to the amendment by the AIPA (pre-AIPA 35 U.S.C. 102(e)).

11. Claims 1 – 4, 6, 9 – 13, and 15 – 17 are rejected under 35 U.S.C. 102(e) as being clearly anticipated by Voit, US Patent 6,510, 473 B1 [cited by applicant in IDS].

12. As to claim 1, Voit discloses a method of determining [detecting] clock frequencies [internal clock frequency] for first and second electronic devices installed in a system [PCI adapters installed in PCI slots] with zero or more other electronic devices, the first electronic device being connected to a first bus and the second electronic device being connected to a second bus [fig. 4], the method comprising:

a. automatically selecting a first clock frequency [33 MHz, PCLK\_SLOT1] for the first electronic device [first PCI adapter in first slot] and a second clock frequency [66 MHz PCLK\_SLOTx] for the second electronic device [PCI adapter in x-slot], based at least on information about the first and second electronic devices and the zero or more other electronic devices [components] installed in the system [col. 3, lines 11 – 15, 16 – 30, 50 – 58, col. 4, lines 42- 67, col. 5, lines 1 – 32, col. 6, lines 43 – 67, col. 7, lines 1 – 10, fig. 2 – 4].

13. As to claim 17, Voit discloses an article [computer, col. 1, line 12] of manufacture, comprising: a computer-readable medium [ROM, RAM, or storage devices are inherent to computer] storing computer-executable instructions [initialization program] capable of determining clock frequencies [by determining M66EN signal] for first and second electronic devices installed in a system [PCI adapters installed in PCI slots] with zero or more other electronic devices, the first electronic device being connected to a first bus and the second electronic device being connected to a second bus [fig. 4], comprising:

a. automatically selecting a first clock frequency [33 MHz, PCLK\_SLOT1] for the first electronic device [first PCI adapter in first slot] and a second clock frequency [66MHz, PCLK\_SLOTx] for the second electronic device [PCI adapter in x-slot], based at least on information about the first [first] and second [x] electronic devices [PCI adapters] and the zero or more other electronic devices installed [components installed] in the system [col. 3, lines 11 – 15, 16 – 30, 50 – 58, col. 4, lines 42- 67, col. 5, lines 1 – 32, col. 6, lines 43 – 67, col. 7, lines 1 – 10, fig. 2 – 4].

Art Unit: 2116

14. As to claim 2, Voit teaches supplying a first clock signal [PCLK\_SLOT1] having the first clock frequency [33 MHz] to the first electronic device [first PCI adapter in first slot] and supplying a second clock signal [PCLK\_SLOTx] having the second clock frequency [66 MHz] to the second electronic device [PCI adapter in x-slot][fig. 2].

15. As to claim 3, Voit teaches supplying a first clock signal [PCLK\_SLOT1] having the first clock frequency [33 MHz] to the first bus [first bus for first PCI slot] and supplying a second clock signal [PCLK\_SLOTx] having the second clock frequency [66 MHz] to the second bus [x-bus for X-slot][fig. 2].

16. As to claim 4, Voit teaches that the information [voltage on M66EN signal] about the first and second electronic devices [PCI adapters] comprises information about bandwidth characteristics [33MHz or 66MHz] of the first and second electronic devices [PCI adapters][col. 5, lines 11 – 16].

17. As to claim 6, Voit teaches that the information about the first and second electronic devices [PCI adapters in slots] and the zero or more other electronic devices comprises a number of the other electronic devices installed [it is inherent to the computer] in the system.

18. As to claim 9, Voit teaches a method including automatically ascertaining [detecting or discovering the M66EN signal status during boot-up or initialization] at least some of the information about the first and second electronic devices [PCI adapters] and the zero or more other electronic devices installed in the system [computer system boot-up inherently teaches to get information about the devices installed in the system] [col. 5, lines 1 – 20].



19. The method of Claim 10, wherein the automatically ascertaining [detecting or discovering the M66EN signal status during boot-up or initialization] at least some of the information including querying [signal level high or low] at least one of the first and second electronic devices [PCI adapters]; and in response to the querying [signal level high or low], receiving information from at least one of the first and second electronic devices [computer system boot-up inherently teaches to get information about the devices installed in the system][col. 5, lines 1 – 20].

20. As to claim 11, Voit teaches a computer including a memory [col. 5, lines 27 –28] and method including the automatically ascertaining [detecting or discovering the M66EN signal status during boot-up or initialization] at least some of the information, which inherently teaches reading at least portion of a memory.

21. As to claim 12, Voit discloses a computer including a memory, which inherently comprises a DIP switch [col. 5, lines 27 –28].

22. As to claim 13, Voit discloses a computer including a user interface [fig. 5] to ascertain at least some of the information about the first and second electronic devices through a user interface [inherent to the user interface of computer].

23. As to claims 15 – 16, Voit discloses a computer system including at least one of the first and second electronic device [PCI adapter] installed in an expansion slot [PCI slot][fig. 4].

### ***Claim Rejections - 35 USC § 103***

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

Art Unit: 2116

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

The factual inquiries set forth in *Graham v. John Deere Co.*, 383 U.S. 1, 148

USPQ 459 (1966), that are applied for establishing a background for determining

obviousness under 35 U.S.C. 103(a) are summarized as follows:

1. Determining the scope and contents of the prior art.
2. Ascertaining the differences between the prior art and the claims at issue.
3. Resolving the level of ordinary skill in the pertinent art.
4. Considering objective evidence present in the application indicating obviousness or nonobviousness.

24. Claims 18 – 19, 21, 23 – 28, and 30 – 31 are rejected under 35 U.S.C. 103(a) as being unpatentable over Iwazaki, US Patent 6,073,244, and further in view of Voit, US Patent 6,510,473 B1.

25. As to claim 18, Iwazaki discloses a frequency manager [4, clock control circuit] for determining a clock frequency for a first electronic device [2, CPU] and a clock frequency for a second electronic device [31 peripheral processing unit], the first and second electronic devices being installed in a system [information processing system] with zero or more other electronic devices, the first electronic device [2] being connected to a first bus [system bus] and the second electronic device [31, 32] being connected to a second bus [peripheral bus], the system being capable of executing an application program [inherent to the information processing, col. 5, lines 61 – 62, fig. 5], comprising: a frequency calculator [41A, 41, clock selection and control unit] automatically selecting a first clock frequency for the first electronic device [2, CPU] and a second clock frequency for the second electronic device [31, 32, peripheral unit],

Art Unit: 2116

based at least on information about [the load state] the application program [on CPU, and peripheral device]; and an interface [45A, 45] connected to the frequency calculator [4], to a first clock signal generator [1A] and to a second clock frequency generator [1], the interface sending commands [instructions] [col. 9, lines 64 – 67, col. 10, lines 1 – 9]: to the first clock signal generator [1A] to generate clock signals at the first clock frequency and to the second clock frequency generator to generate clock signals at the second clock frequency][col. 4, lines 4 – 23, col. 6, lines 44 – 67, col. 7, lines 1 – 23, col. 9, lines 1 – 38, and 64 – 67, col. 10, lines 1 – 9, fig. 5].

However, Iwazaki's clock frequency selection is not based at least on about the electronic devices installed in the system.

Voit discloses a method of determining [detecting] clock frequencies [internal clock frequency] for first and second electronic devices installed in a system [PCI adapters installed in PCI slots] with zero or more other electronic devices, the first electronic device being connected to a first bus and the second electronic device being connected to a second bus [fig. 4], the method including automatically selecting a first clock frequency [33 MHz, PCLK\_SLOT1] for the first electronic device [first PCI adapter in first slot] and a second clock frequency [66 MHz PCLK\_SLOTx] for the second electronic device [PCI adapter in x-slot], based at least on information about the first and second electronic devices and the zero or more other electronic devices [components] installed in the system [col. 3, lines 11 – 15, 16 – 30, 50 – 58, col. 4, lines 42- 67, col. 5, lines 1 – 32, col. 6, lines 43 – 67, col. 7, lines 1 – 10, fig. 2 – 4].

It would have been obvious to one of ordinary skill in art, having the teachings of Iwazaki and Voit before him at the time of invention was made, to modify the automatic clock selection as disclosed by Iwazaki to include an automatic clock selection based on configuration of a peripheral component installed as taught by Voit, in order to obtain an improved clock circuit to generate and an automatic clock selection and provision of a clock signal appropriate for peripheral component inserted within given PCI slot to facilitate change out of peripheral components with minimum effort, simple and cost effective implementation [col. 2, lines 50 – 67, col.6, lines 1 – 3, 41 – 60].

26. As to claim 19, Voit teaches that the information [voltage on M66EN signal] about the first and second electronic devices [PCI adapters] comprises information about bandwidth characteristics [33MHz or 66MHz] of the first and second electronic devices [PCI adapters][col. 5, lines 11 – 16].

27. As to claim 21, Voit teaches that the information about the first and second electronic devices [PCI adapters in slots] and the zero or more other electronic devices comprises a number of the other electronic devices installed [it is inherent to the computer] in the system.

28. As to claim 23, Iwazaki discloses the frequency manager [4], the frequency calculator [41A, 41] further bases the automatically selecting a first and second clock frequency on a power consumption budget for the system [col. 3, lines 7 – 12].

29. As to claim 24, Iwazaki discloses the frequency manager [4] including an information input [bus access rate] automatically ascertaining [34 bus access monitoring

Art Unit: 2116

unit] at least some of the information about [the load state] the first [2] and second electronic devices [31, 32] [col. 6, lines 44 – 65, col.9, lines 23 – 38].

30. As to claim 25, Iwazaki discloses the frequency manager [4] including a bus access monitoring unit [44] for the information input [bus access rate] queries at least one of the first and second electronic devices to ascertain the at least some of the information about the first and second electronic devices [col. 6, lines 44 – 65, col.9, lines 23 – 38].

31. As to claim 26, Iwazaki discloses apparatus and method for information processing including memory and input/output device [fig. 9].

32. As to claim 27, Iwazaki discloses an information processing apparatus including a memory [103 fig. 9], which inherently comprises a DIP switches.

33. As to claim 28, Iwazaki discloses an information processing apparatus including a peripheral processing unit [31, 32] which inherently comprises a user interfaces [keyboard, mouse] to ascertain some information about first [2] and second electronic [31, 32] devices [fig. 5, 9].

34. As to claims 30 – 31, Voit discloses a computer system including at least one of the first and second electronic device [PCI adapter] installed in an expansion slot [PCI slot][fig. 4].

35. Claims 7, and 14, are rejected under 35 U.S.C. 103(a) as being unpatentable over Voit, US Patent 6,510,473 B1, as applied to claim 1, and further in view of Dai, US Patent 6,714,890 B2.

Art Unit: 2116

36. Voit discloses a method of determining [detecting] clock frequencies [internal clock frequency] for first and second electronic devices installed in a system [PCI adapters installed in PCI slots] with zero or more other electronic devices, the first electronic device being connected to a first bus and the second electronic device being connected to a second bus [fig. 4], the method comprising: automatically selecting a first clock frequency [33 MHz, PCLK\_SLOT1] for the first electronic device [first PCI adapter in first slot] and a second clock frequency [66 MHz PCLK\_SLOTx] for the second electronic device [PCI adapter in x-slot], based at least on information about the first and second electronic devices and the zero or more other electronic devices [components] installed in the system [col. 3, lines 11 – 15, 16 – 30, 50 – 58, col. 4, lines 42- 67, col. 5, lines 1 – 32, col. 6, lines 43 – 67, col. 7, lines 1 – 10, fig. 2 – 4].

However, Iwazaki does not teach automatically selecting a first and second clock frequency based on a thermal budget for the system.

Dai discloses a method and apparatus to manage a temperature of the microprocessor by determining the temperature of processor reached a trigger temperature [thermal budget] and changing the operation of processor to lower power dissipation state by changing the operating frequency [col. 3, lines 9 – 1528 – 35, col. 4, lines 26 – 53].

It would have been obvious to one of ordinary skill in art, having the teachings of Iwazaki and Dai before him at the time of invention was made, to modify the clock control and selection as disclosed by Iwazaki to include changing the operating frequency based on the a temperature trigger reached or heat dissipation [thermal

budget] as taught by Dai, in order to obtain clock control apparatus and method to enhance the performance [abstract] of processor and by monitoring an output on-die reduces the latency and facilitate preventing the temperature of microprocessor from rising to a damage temperature [col. 5, lines 1 – 8, col. 7, lines 31 – 64].

37. Claims 22, and 29, are rejected under 35 U.S.C. 103(a) as being unpatentable over Iwazaki, US Patent 6,073,244 and further in view of Voit, US Patent 6,510,473 B1, as applied to claim 18, and further in view of Dai, US Patent 6,714,890 B2.

38. As to claim 22, and 29, Iwazaki discloses a frequency manager [4, clock control circuit] for determining a clock frequency for a first electronic device [2, CPU] and a clock frequency for a second electronic device [31 peripheral processing unit], the first and second electronic devices being installed in a system [information processing system] with zero or more other electronic devices, the first electronic device [2] being connected to a first bus [system bus] and the second electronic device [31, 32] being connected to a second bus [peripheral bus], the system being capable of executing an application program [inherent to the information processing, col. 5, lines 61 – 62, fig. 5], comprising: a frequency calculator [41A, 41, clock selection and control unit] automatically selecting a first clock frequency for the first electronic device [2, CPU] and a second clock frequency for the second electronic device [31, 32, peripheral unit], based at least on information about [the load state] the application program [on CPU, and peripheral device]; and an interface [45A, 45] connected to the frequency calculator [4], to a first clock signal generator [1A] and to a second clock frequency generator [1], the interface sending commands [instructions] [col. 9, lines 64 – 67, col. 10, lines 1 – 9]:

to the first clock signal generator [1A] to generate clock signals at the first clock frequency and to the second clock frequency generator to generate clock signals at the second clock frequency ][col. 4, lines 4 – 23, col. 6, lines 44 – 67, col. 7, lines 1 – 23, col. 9, lines 1 – 38, and 64 – 67, col. 10, lines 1 – 9, fig. 5].

However, Iwazaki's clock frequency selection is not based at least on about the electronic devices installed in the system.

Voit discloses a method of determining [detecting] clock frequencies [internal clock frequency] for first and second electronic devices installed in a system [PCI adapters installed in PCI slots] with zero or more other electronic devices, the first electronic device being connected to a first bus and the second electronic device being connected to a second bus [fig. 4], the method including automatically selecting a first clock frequency [33 MHz, PCLK\_SLOT1] for the first electronic device [first PCI adapter in first slot] and a second clock frequency [66 MHz PCLK\_SLOTx] for the second electronic device [PCI adapter in x-slot], based at least on information about the first and second electronic devices and the zero or more other electronic devices [components] installed in the system [col. 3, lines 11 – 15, 16 – 30, 50 – 58, col. 4, lines 42- 67, col. 5, lines 1 – 32, col. 6, lines 43 – 67, col. 7, lines 1 – 10, fig. 2 – 4].

However, neither Iwazaki nor Voit teaches an automatic selecting a first and second clock frequency based on a thermal budget for the system.

Dai discloses a method and apparatus and machine readable medium to enhance microprocessor performance by determining an enhanced speed state from instruction mix to dynamically adapt different microprocessor-operated devices having



Art Unit: 2116

different operating conditions [col. 8, lines 27 – 60] [changing the operation of processor by changing the operating frequency based on speed state][col. 5, lines 9 – 29,col. 6, lines 55 – 67, col. 8, lines 41 – 60, fig. 2B, 4 – 5].

It would have been obvious to one of ordinary skill in art, having the teachings of Iwazaki, Voit, and Dai before him at the time of invention was made, to modify the clock control and selection as disclosed by Iwazaki, and Voit to include enhanced speed state controller to change the operating frequency based on an application program category [speed state] as taught by Dai, in order to obtain clock control apparatus and method to enhance the performance of processor with compromise an enhanced speed state and a lower power dissipation state [col. 5, lines 55 – 65] and by monitoring an output on-die reduces the latency and facilitate preventing the temperature of microprocessor from rising to a damage temperature [col. 5, lines 1 – 8, col. 7, lines 31 – 64].

39. **Examiner's note:** Examiner has cited particular columns and line numbers in the references as applied to the claims above for the convenience of the applicant.

Although the specified citations are representative of the teachings of the art and are applied to the specific limitations within the individual claim, other passages and figures may apply as well. It is respectfully requested from the applicant in preparing responses, to fully consider the references in entirety as potentially teaching all or part of the claimed invention, as well as the context of the passage as taught by the prior art or disclosed by the Examiner.

40. **Prior Art not relied upon:** Please refer to the references listed in attached PTO-892, which, are not relied upon for claim rejection since these references are relevant to the claimed invention.

***Allowable Subject Matter***

41. Claims 5, and 20 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

***Reasons For Allowance***

42. The following is an examiner's statement of reasons for indication of allowable subject matter: The claimed subject matter of dependent claims 5, and 20 are allowable over the art of record and none of the references either alone or in combination, discloses or renders obvious an automatically selecting a first clock frequency higher and second frequency lower than would be otherwise selected if the first bandwidth characteristic is larger than the second bandwidth characteristic and selecting a second clock frequency higher and second frequency lower than would be otherwise selected if the second bandwidth characteristic is larger than the first bandwidth characteristic.

***Conclusion***

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Nitin C. Patel whose telephone number is 571-272-3675. The examiner can normally be reached on 6:45 am - 5:15 pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Lynne H. Browne can be reached on 571-272-3670. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Nitin C. Patel  
February 2, 2006

  
**LYNNE H. BROWNE**  
**SUPERVISORY PATENT F**  
**TECHNOLOGY CENTER**